

JRC4558 (Y)


DUAL OPERATIONAL AMPLIFIER

DESCRIPTION



The JRC4558 is a monolithic integrated circuit designed for dual operational amplifier.

FEATURES

- *No frequency compensation required.
- *No latch-up
- *Large common mode and differential voltage range
- *Parameter tracking over temperature range
- *Gain and phase match between amplifiers
- *Internally frequency compensated
- *Low noise input transistors



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{CC}	± 16	V
Differential input voltage	V _{I(DIFF)}	±16	V
Power Dissipation	P _D	400	mW
Input Voltage	V _I	±15	V
Operating Temperature	T _{OPR}	0~+70	°C
Storage Temperature	T _{STG}	-65~+150	°C

ELECTRICAL CHARACTERISTICS ($T_a=25^{\circ}\text{C}$, $V_{cc}=15\text{V}$, $V_{ee}=-15\text{V}$)

Characteristic	Symbol	Test Condition	Min	Typ.	Max	Unit
Supply Current	I_{cc}			3.5	5.6	mA
Input offset voltage	V_{IO}	$R_s < 10\text{k}\Omega$		2	6	mV
Input offset current	I_{IO}			5	200	nA
Input bias current	I_{BIAS}			30	500	nA
Large signal voltage gain	G_v	$V_o(p-p)=10\text{V}, R_L < 2\text{k}\Omega$	20	200		V/mV
Common Mode Input Voltage Range	$V_{I(R)}$		± 12	± 13		V
Common Mode Rejection Ratio	CMRR	$R_s < 10\text{k}\Omega$	70	90		dB
Supply Voltage Rejection Ratio	PSRR	$R_s < 10\text{k}\Omega$	76	90		dB
Output Voltage swing	$V_o(p-p)$	$R_L > 10\text{k}\Omega$		± 12	± 14	V
Power Consumption	P_c			70	170	mV
Slew Rate	SR	$V_i=10\text{V}, R_L > 2\text{k}\Omega, C_L < 100\text{pF}$	1.2			V/ μs
Rise Time	T_{RIS}	$V_i=20\text{mV}, R_L > 2\text{k}\Omega, C_L < 100\text{pF}$		0.3		μs
Overshoot	OS	$V_i=20\text{mV}, R_L > 2\text{k}\Omega, C_L < 100\text{pF}$		15		%

TYPICAL PERFORMANCE CHARACTERISTICS

Fig.1 Positive output voltage swing vs Load resistance




Fig.2 Positive output voltage swing vs Load resistance




Fig.3 Power bandwidth (large signal swing vs frequency)




Fig. 4 Burst Noise vs Rs




Fig. 5 RMS Noise vs Rs




Fig. 6 Output Noise vs Rs




Fig. 7 Spectral Noise Density




Fig. 8 Open loop frequency response






Fig. 9 PHASE MARGIN vs FREQUENCY



PACKAGE DIMENSIONS

8-DIP-P-300



8-SOP-P

