# CMOS Ripple-Carry Binary Counter/Dividers

High-Voltage Types (20-Volt Rating)

CD4020B — 14 Stage CD4024B — 7 Stage CD4040B — 12 Stage

■ CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4040B type also is supplied in 16-lead small-outline packages (M and M96 suffixes).


The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

DD.	• • • • • • • • • • • • • • • • • • • •
nal)0.5V to +20V	Voltages referenced to V <sub>SS</sub> Termina
TS0.5V to V <sub>DD</sub> +0.5V	INPUT VOLTAGE RANGE, ALL INPUT
PUT ±10mA	DC INPUT CURRENT, ANY ONE INPU
GE (PD):	POWER DISSIPATION PER PACKAGE
	For TA = -55°C to +100°C
Derate Linearity at 12mW/°C to 200mW	For TA = +100°C to +125°C
T TRANSISTOR	DEVICE DISSIPATION PER OUTPUT
PERATURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPE
GE (T <sub>A</sub> )55°C to +125°C	OPERATING-TEMPERATURE RANGE
(T <sub>stg</sub> )65°C to +150°C	STORAGE TEMPERATURE RANGE (
OLDERING):	LEAD TEMPERATURE (DURING SOL
0 ± 0.79mm) from case for 10s max +265°C	At distance 1/16 ± 1/32 inch (1.59 ±

#### **TERMINAL ASSIGNMENTS**



#### Features:

- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range;
   100 nA at 18 V and 25°C
- Noise margin (over full package-tempera-

ture range):

1 V at V<sub>DD</sub> = 5 V


2 V at V<sub>DD</sub> = 10 V


2.5 V at V<sub>DD</sub> = 15 V


 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- **■** Control counters
- Frequency dividers
- Timers
- Time-delay circuits







## RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = 25°C, Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at T <sub>A</sub> = Full Temperature Range)		3	18	v	
Input-Pulse Frequency,	fφ	5 10 15	- - -	3.5 8 12	MHz
Input-Pulse Width,	t <sub>W</sub>	5 10 15	140 60 40	<del>-</del> -	ns
Input-Pulse Rise or Fall Time,	Time, t <sub>rφ</sub> , t <sub>fφ</sub>		Unlimited		μs
Reset Pulse Width,	t₩	5 10 15	200 80 60	_ _	ns
Reset Removal Time,	<sup>t</sup> REM	5 10 15	350 150 100	- - -	ns




Fig. 1 - Logic diagram for CD4020B.




Fig. 2 — Logic diagram for CD4024B.




Fig. 3 - Logic diagram for CD4040B.




Fig. 4 - Detail of typical flip-flop stage.




Fig. 5 — Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.




Fig. 7 — Typical output high (source) current characteristics,

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	ITIO	ıs	LIMITS AT INDICATED TEMPERATURES (°C)					(oc)			
ISTIC	٧o	VIN	VDD				+25			UNITS		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device		0,5	5	5	5	150	150	<u> </u>	0.04	5		
Current,		0,10	10	10	10	300	300		0.04	10		
IDD Max.	-	0,15	15	20	20	600	600	_	0.04	20	μΑ	
	_	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1.	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
IOL Min.	1,5	0,15	15.	4.2	4	2.8	2.4	34	6.8	-		
Output High	4.6	0,5	. 5	-0.64	-0.61	-0.42	-0.36	-0.51	1	_	mA	
(Source)	2.5	0,5	. 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	: '	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
10H	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	1	
Output Voltage:		0,5	5		0	.05			0	0.05		
Low-Level, VOL Max.		0,10	10		0	.05		-	0	0.05	v	
VOL IIIAX.	_	0,15	15		0	.05			0	0.05		
Output Voltage:		0,5	5		4	.95		4.95	5	-		
High-Level,	_	0,10	10		9	.95		9.95	10	_		
VOH Min.	-	0,15	15	N	14	1.95		14.95	15	-		
Input Low	0.5, 4.5	-	5		1	1.5		_	_	1.5		
Voltage,	1, 9	· –	10			3		_	_	3		
VIL Max.	1.5,13.5	-	15			4		_	_	4		
Input High	0.5, 4.5		5	3.5				3.5	_		٧	
Voltage,	1, 9	-	10	7				7	1	1		
VIH Min.	1.5,13.5		15			11		11	-	_		
Input Current IIN Max.	_	0,18	18	±0.1 ±0.1 ±1 ±1			-	±10-5	±0.1	μΑ		




Fig. 8 – Minimum output high (source) current characteristics.






Fig. 9 — Typical transition time as a function of load capacitance.



Dimensions and Ped Leyout for CD4020BH. Dimensions and pad layout for CD4040BH are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).



Dimensions and Pad Layout for CD4024BH.

## DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, Input t\_r, t\_f = 20 ns, C\_L = 50 pF, R\_L = 200 k $\Omega$

			<u></u>						
CHARACTERISTIC	TEST CONDITIONS	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS			
Input-Pulse Operation									
Propagation Delay Time, $\phi$ to		5	-	180	360				
Q <sub>1</sub> Out; tpHL, tpLH		10	. <del>-</del> -	80	160	ns			
, , , , , , , , , , , , , , , , , , ,		15	_	65	130				
0 40 0 14		5		100	330				
Q <sub>n</sub> to Q <sub>n</sub> + 1; <sup>t</sup> PHL <sup>, t</sup> PLH		10	[ <del>-</del>	40	80	ns			
**************************************		15		30	60				
Transition Time,		5		100	200				
tTHL, tTLH		10	-	50	100	ns			
THEFTER		15	_	40	80	1			
Minimum Input-Pulse Width, t <sub>W</sub>		5		70	140				
		10	_	30	60	ns			
		15,	-	20	40	1			
		5							
Input-Pulse Rise or Fall		10	Unlimited			μs			
Time, t <sub>rø</sub> , t <sub>fø</sub>		15		·					
Maximum Input-Pulse	-	5	3.5	7	-				
Frequency, f <sub>ø</sub>		10	8	16		MHz			
Ψ		15	12	24	_	1			
Input Capacitance, C <sub>1</sub>	Any Input		_	5	7.5	pF			
Reset Operation	:								
Propagation Delay		- 5	_	140	280				
Time, tpHL		10	_	60	120	ns			
· 1115		15	_	50	100				
Minimum Reset Pulse		5		100	200				
Width, t <sub>W</sub>		10	. –	40	-80	ns			
		15		30	60				
Reset Removal Time,		5	_	175	350				
tREM		10	-	75	150	ns			
***************************************		15		50	100				




Fig. 10 — Typical propagation dalay time as a function of load capacitance  $(\phi \text{ to } Q_1)$ .




Fig. 11 — Typical dynamic power dissipation as a function of input pulse frequency for CD4020B.





Fig. 12 – Dynamic power dissipation test circuit for CD4020B.






Fig. 14 — Input voltage test circuits.




Fig. 15 - Input current test circuit.

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
89271AKB3T	OBSOLETE	CFP	WR	16		None	Call TI	Call TI
89274AKB3T	OBSOLETE	CFP	WR	16		None	Call TI	Call TI
CD4020BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4020BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4020BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4020BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4020BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4020BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4024BE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4024BF	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD4024BF3A	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC
CD4024BM	ACTIVE	SOIC	D	14	50	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4024BM96	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4024BMT	ACTIVE	SOIC	D	14	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4024BNSR	ACTIVE	SO	NS	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4024BPW	ACTIVE	TSSOP	PW	14	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4024BPWR	ACTIVE	TSSOP	PW	14	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4040BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4040BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4040BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4040BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4040BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4040BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4040BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4040BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
JM38510/05653BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
JM38510/05655BCA	ACTIVE	CDIP	J	14	1	None	Call TI	Level-NC-NC-NC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check www.greenmicro.net for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### J (R-GDIP-T\*\*)

#### CERAMIC DUAL IN-LINE PACKAGE

14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

### D (R-PDSO-G14)


### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.

### D (R-PDSO-G16)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.

#### NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

#### PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions: